This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UH940-Q1: Required register settings on 940 to enable audio with 949

Part Number: DS90UH940-Q1

Hi Team,

Can you help with the question below from Panasonic?   

"Below are the register settings we have done for Audio on ds90uh940:

22h

Datapath_Control

R/W

0x00

Correct settings are sent from the mating serializer

28h

Datapath_Control_2

R/W

0x00

Correct settings are sent from the mating serializer

2Bh

I2S_Control

R/W

 

0x01

Bit 3 set when I2S FIFO Overrun, Bit 2 set when I2S FIFO Underrun, Bit 1 clears FIFO Error, Bit 0 is I2S Edge Select

Can you please check this register settings and let us know if any other settings are required?"

It looks like some settings are auto-loaded by the serializer (I believe they plan to use UH949),  but it isn't entirely clear to me if there are other register settings that must be changed to support audio.

Thanks,

Ben

  • Hi Ben,

    The I2S output pins will need to be manually programmed for I2S functionality, each as outputs. 

    There is also the I2S_DIVSEL register, which allows override and setting of the MCLK rate.

    As mentioned, other configuration registers will be loaded from the SER. 

    Regards, 

    Logan

  • Hi Logan,

    Thanks for the extra details.   

    Sorry, I'm still a little confused on which exact register changes need to be made to configure the output pins for I2S functionality. 
    There is plenty of mention that they are multifunction pins and pin functionality is programmed through registers, but I don't know exactly which register settings tells the pin to be used as I2S output.  

    As an example, GPIO6 is also I2S_DA, so the registers needed to set it as output for I2S is 20h.   
    bit 7 - GPIO output value (can ignore)
    bit 6 - Remote enable -  do we want this to be 1 because the I2S is considered remote signal from serializer?
    bit 5/4 - GPIO DIR/EN should be 00 for functional mode output

    Is this correct, using GPIO6/I2S_DA as an example??

    Thanks,

    Ben

  • Hi Ben, 

    For GPIO6, bits [7:4] should be 0x0. Essentially functional mode output should be selected. 

    Regards, 

    Logan