• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 195 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

SN65DSI86: DSI86 can support 3840 x 2160 at 30 Hz 18bpp with 4 lane MIPI DSI input

SN65DSI86: SN65DSI86-Q1 features requirement

PSG_4
Intellectual 620 points
Part Number: SN65DSI86

Hi,

Let me know below details of SN65DSI86-Q1.

1. Part SN65DSI86 (BGA package)  and SN65DSI86-Q1 (HTQFP) are functionally same or not ?

2. What is the minimum and maximum time  delay  between power rails 1.2V and 1.8V during  power on sequence .

3.what is the recommended  REF CLK(external reference clock) to be  applied to SN65DSI86-Q1 ( if it is not deriving from MIPI DSI clock.)

Regards

PSG_4

  • 0
    TI__Guru**** 177301 points

    Hi

    1. Part SN65DSI86 (BGA package)  and SN65DSI86-Q1 (HTQFP) are functionally same or not ?

    They are functionally the same.

    2. What is the minimum and maximum time  delay  between power rails 1.2V and 1.8V during  power on sequence .

    Please see Figure 7-1 and 7-2 for the time delay, there is no MAX delay as long as the EN comes up after the 1.2V and 1.8V.

    3.what is the recommended  REF CLK(external reference clock) to be  applied to SN65DSI86-Q1 ( if it is not deriving from MIPI DSI clock.)

    Please see this app note for the REF CLK calculation, https://www.ti.com/lit/an/slla425/slla425.pdf.

    Thanks

    David