Hello,
We are using DP83822I PHY in RMII master mode in our design.
We have required DP83822I PHY Output 50-MHz Reference Clock Accuracy values and Clock Rise/Fall Timing values for design calculations.
Please convey the same.
Regards,
Rohidas
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
We are using DP83822I PHY in RMII master mode in our design.
We have required DP83822I PHY Output 50-MHz Reference Clock Accuracy values and Clock Rise/Fall Timing values for design calculations.
Please convey the same.
Regards,
Rohidas
Hello Rohidas,
50 MHz clock will have the same accuracy as the 25MHz reference clock. If 25MHz is +/50ppm then 50MHz will also be +/50ppm.
Rise/fall time depends upon the load cap. Approximate number is < 1ns for 5pF of cap.
--
Regards,
Vikram
Hello Sir,
Thanks for feedback.
Is there any reference document of PHY in which rise/fall time is mentioned
Regards,
Rohidas
Hello Rohidas,
As mentioned, rise/fall time depends upon the load on the pin. If accurate rise/fall times ar required then you may simulate the IBIS model with the required load.
https://www.ti.com/lit/zip/snlm205
--
Regards,
Vikram
Hello TI Team,
I am using same PHY IC and RMII Mode 50MHz Reference clock.
In my design MCU MAC have input pin load capacitance is 8pF. So, what will be the rise/fall time?
Thanks and Regards,
Ramdas
Hello Ramdas,
It will be better/more accurate to simulate your board + load cap with ibis model. https://www.ti.com/lit/zip/snlm205
--
Regards,
Vikram
Hello Vikram San,
We don't have facility to simulate ibis model.
Can you please suggest rise/fall time with 8pF load capacitance?
Hello Ramdas,
Without any extracted load of traces I can approximate it to be ~2ns. But we can't guarantee and if critical do refer to board level simulations.
--
Regards,
Vikram