• State
  • Locked Locked
  • Replies 9 replies
  • Subscribers 32 subscribers
  • Views 294 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB925Q-Q1: [DS90UB925Q]Inquiries about video breakage problem

MJ Jeon
Genius 5240 points
Part Number: DS90UB925Q-Q1

Hi, TI Support Team

As shown in the attached video below, we have received inquiries about the video breakage problem.

It is composed as shown in the BLOCK Diagram below, and please check whether there is a possibility of a problem with the compatibility between each SERDES.

Thanks.

Regards,

MJ

  • 0
    Genius 5240 points

    Hi, TI Support Team

    Additional materials have been received and the circuit diagram is attached as shown below.

    Please review.

    Thanks.

    Regards,

    MJ

  • 0
    Genius 5240 points

    Hi, TI Support Team

    Additional materials have been received and the circuit diagram is attached as shown below.

    Please review.

    Thanks.

    Regards,

    MJ

  • 0 in reply to MJ Jeon
    TI__Mastermind 32070 points

    Hi MJ,

    Can you please confirm the flickering issue come from 925 to 940N right? What is the PCLK? Can you provide me your resolution as well? Thanks.

    Aaron

  • 0 in reply to Aaron Heng
    Genius 5240 points

    Hi, Aaron

    I will reply as below.

    1. Yes, that's right.

    2. Use by default without PCLK setting. In relation to CSI clock, it is used as default AUTO.

    3. 1024 x 768

    Thanks.

    Regards,

    MJ

  • 0 in reply to MJ Jeon
    TI__Mastermind 32070 points

    Hi MJ,

    Sorry that I wasn't cleared on the resolution. Can you provide me a detail resolution?

    Aaron

  • 0 in reply to Aaron Heng
    Genius 5240 points

    Hi, Aaron

    The customer company is in the process of reviewing the product with the above-mentioned resolution.

    I don't understand the meaning of more detailed resolution, but what type of answer should I give?

    Can you give me an example?

    Thanks.

    Regards,

    MJ

  • 0 in reply to MJ Jeon
    TI__Mastermind 32070 points

    Hi MJ,

    I would like to calculate the PCLK for the display, and double check with the incoming DSI clock. The reason I need the detailed resolution is to use the total horizontal and vertical so that I can calculate the PCLK.

    Aaron

  • 0 in reply to Aaron Heng
    Genius 5240 points

    Hi, Aaron

    Sorry for the late reply.

    I am sorry, but the customer does not have display information.

    The reply received from the customer is as follows.

    --------------------------------------------------------------------------------------------------------------------------------

    We do not have any information about the display.

    However, in SW, PCLK is used as auto detect and interlocked.

    The phenomenon does not appear for all, but appears in some SET and Display combinations.

    There are no issues on the board.

    I think it may be a compatibility issue between FPD Links.

    --------------------------------------------------------------------------------------------------------------------------------

    Is there any additional information you need other than display information about the problem?

    Can you give me an opinion as to why this issue is occurring?

    Take good care of me.

    Thanks.

    Regards,

    MJ

  • 0 in reply to MJ Jeon
    TI__Mastermind 32070 points

    Hi MJ,

    It's okay. Can you ask them to get register dump for both serializer and deserializer? I can decode from there.

    Aaron