This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65994AE: How to connect pins for Sink path control if Sink Path is not needed?

Part Number: TPS65994AE
Other Parts Discussed in Thread: TPS65994

Hello. How to connect pins VSYS, PB_GATE_VSYS, PB_GATE_VBUS, PA_GATE_VSYS and PA_GATE_VBUS if we don't want Sink Path. Can be those pin's simply unconected (floating). And can external transistors will be omitted. Our application is PD controller for ATX matheboard. Only Source path is planed for USB-C connector. Many Thanks. Martin Vit

Not used sink path

  • Do you plan to support only a 5V source path?

    The 2 paths that you are showing as remove in that figure are the SINK paths, so they could potentially be removed.

  • I also always ask, which reference design are you using for your design?

    The TPS65994 family of parts are matched with specific reference designs that you can match features up with.

  • Hello Chuck. Thanks for repply. Yes I will use just 5V source path. That means that I could keep all pins for Sink path not connected right? 

  • I'm using like reference design some schematics for Intel RVP (Reference Validation platform) for Alder Lake - P. And some other Intel schematics for Alder Lake M. But on first ist PD controller on Add in Card AIC from TI994 or so.  And I don't have schematic for this AIC. On second schematic is DRP solution. I would like have reference schematic for this controller, where is used just as Source for DFP without sink capability. Also we plan just 5V up to 3A on that USB-C  ports. No voltages like 9, 15 and 20V. I was also looking for EVM schematic from Ti but quality is very poor in PDF on the TI's web and schematic is blurry. It is hard to read details like signal names and pin names. 

  • Martin,

    If you are not using the Higher Voltage sink capabilities, then you do not need to implement the sink power path at all.

    Many details of the RVP are covered by NDAs.

    Do you have a TI Sales of FAE contact?  I have easier ways to get you information within our internal systems that only they have access to.

    I can also output a higher quality PDF of our Altium schematic for you that is much clearer.

  • Martin,

    I am going to delete your reply because it contains an email address which we do not post in our E2E forum.  I will reach out to Marion to get you the appropriate access to our secure site for the data that you need..

    Regards,

    Chuck