DS92LV2422: What is the max delay from PDB going high to when LOCK goes from high Z to low for both OSS_SEL = H and L?

According to the datasheet, it looks like the delay may be different depending on whether OSS_SEL equals high or low.  However, this value is not specified.  If you don't have a value, can you give a ballpark worst case figure?