This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB941AS-Q1: DS90UB941AS-Q1 2K DSI to FPD-Link III Bridge Serializer with Video Splitting

Part Number: DS90UB941AS-Q1

Hi, for one of the Interfaces am using the DSI Clock as a reference clock for the FTDI link.

I have a question about jitter measurement methodology :

What is the TIE filter setting that was used in scope: Is it a BandPassFilter (Fpclk/40<Jitter Freq < Fpclk/20)  or the HPF filter.

Is this TIE Filter setting has to be Enabled for the required jitter or can ignore this setting and apply only CDR settings?

From the info below I see mentioned only CDR scope settings - 

- Method = PLL Custom BW 

- PLL Type = Type II

- Loop BW = f/40 for dual FPD-Link (where f = PCLK)

- Loop BW = f/20 for single FPD-Link (where f = PCLK)

- Damping = 2

- Target BER = 1e-10

Regards,

SaiPraveen