• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 271 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

HD3SS3220: TXP2/TXN2

Ivy Jin
Expert 4565 points
Part Number: HD3SS3220

Hi team,

In the HD3SS3220 dataset, the type C interface has the same hardware connection when UFP and DFP.
Both are HD3SS3220's TX2P/Tx2n pins connected to TXP2/TXN2 of the TYPE-C connector. See the figure below.
But in the schematic of the HD3SS3220 DFP Dongle Evaluation Module, The HD3SS3220's TX2P/TX2N pins connected to SSRXP1/SSRXN2.
May I know if the TX2p/Tx2n pins are input or output? Or is it automatically assigned as input, or output, depending on the different mode such as DFP and UFP?
Could you give some comments?
Thank you!
Regards,
Ivy
  • +1
    TI__Guru 64326 points

    Hi Ivy,

    Due to the nature of the design (USB connectors on both sides and layout) a swap between TX and RX was needed. You can see the TX p/n pins are also connected to RX of the USB-A plug as well. HD3SS3220 has a internal passive mux so signal will be passed through without regard for RX or TX in both UFP mode or DFP mode. If a swap is made it should be done on both sides of the device to ensure routing is correct. The datasheet shows typical USB-C application without dongle considerations.