Other Parts Discussed in Thread: ALP
Hi, Ti
Currently our circuits are used when 947 and 948 are matched, However, the LOCK of the 948 is unstable and does not lock well, and the register configuration of the 948 cannot be written.
Considering that it may be caused by timing, what is their correct timing?
The timing we have set so far is as follows:
947 Power on→Pull up the PDB of the 947→948 Power on→Pull up the PDB of the 948→Configure the 947→Configure the 948
Is this timing correct?What is the correct time interval for each?