• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 158 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TG720S-Q1: Low level voltage for RESET pin

Chuqiang Wen
Expert 6190 points

Part Number: DP83TG720S-Q1

Hi Expert,

What is the low level voltage for RESET pin? Are we should refer to the VDDIO input low level voltage? 

Thanks!
Ethan Wen

  • +1
    TI__Mastermind 19250 points

    Hi Ethan,

    The low level voltage has to be lower than 0.3*VDDIO for 1.8V VDDIO mode. For eg., voltage has to be lower than 0.3*1.62 when VDDIO is 1.62, it has to be lower than 0.3*1.8 when VDDIO is 1.8 and it has to be lower than 0.3*1.98 when VDDIO is 1.98V.

    The device enters the RESET mode only when the voltage is lower than above specified VIL value.

    For 2.5V VDDIO mode and 3.3V VDDIO mode, the voltage has to be lower than 0.7V and 0.8V respectively. For these modes, the VIL is independent of exact VDDIO value.

    Please let me know if you need more details.

    --
    Regards,
    Gokul.