• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 148 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UH948-Q1: PCLK Margin for Single Link Input

Oliver Tang
Genius 12290 points
Part Number: DS90UH948-Q1

Hi Team,

  If the CID fclk is 93MHz and DS90UH948 operates in single link input mode, will there be any issue as the maximum PCLK in single link input mode for 948 is only 96MHz. Is this margin acceptable?

  Any help or response will be appreciated.

BR,

Oliver Tang

+86 13290045968