At the moment to test the interface between deserializer and MIPI CSI RX, I'm using "pattern generator" in deserializer.
Now I came across fine tuning feature in the forum that describes how to reduce 1.6Gbps lane rate upto 1.3Gbps using registers that are not documented in datasheet.
1) What about 800Mbps, Is it possible to fine tune this as well ? if yes, how ?
2) Is it necessary to match the lane rate requirement for a display timing to CSI TX lane rate ?
"ex: 1080p 60fps RAW10 would require 371.25 Mbps/lane when using all 4 lanes, will it work if I choose 800Mbps lane rate or do I need to match it exactly"
In data sheet register description, CSI0_TCK_*, CSI0_THS*, CSI0_TPLX ( section 7.6.198 - 7.6.206 ), mentions these register values are automatically determined.
1) Is this applicable to pattern generation as well or only when using serializer( i.e RX port forwarding is enabled)
2) Is there any case when these registers need to be manually configured ? If yes, how to determine these values ?