• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 306 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVDT41: skew between output pins

Hans
Genius 12865 points
Part Number: SN65LVDT41

Hello Team,

  1. In the datasheet, a propagation delay-time of max. 2.9 ns is given as well as a part-to-part skew of 1.5 ns. At this point I am interested in the driver propagation delay variance between the individual pins of the same component. Can I assume that it is the following: maximum: 2.9 ns - 1.5 ns = 1.4 ns. Is it correct and if not, how is it? (Because the data sheet advertises a sample rate of 250  MBit/s, I would assume that the variance is less than 2.9 ns between all driver output pins 13 to 20.)
  2. The SPI transceiver is designed for a supply voltage of 3V3. I have not found a similar component with 1V8 supply. Here you recommend the use of a level shifter. Is that correct (level shifter + transceiver) or do you now also have a 1V8-capable transceiver in your repertoire?

Thanks and Best Regards,

Hans

  • 0
    TI__Guru 64326 points

    Hi Hans,

    Hans said:
    The SPI transceiver is designed for a supply voltage of 3V3. I have not found a similar component with 1V8 supply. Here you recommend the use of a level shifter. Is that correct (level shifter + transceiver) or do you now also have a 1V8-capable transceiver in your repertoire?

    A level shifter will be needed her as we do not have any 1.8V transceivers in our portfolio.

    Hans said:
    In the datasheet, a propagation delay-time of max. 2.9 ns is given as well as a part-to-part skew of 1.5 ns. At this point I am interested in the driver propagation delay variance between the individual pins of the same component. Can I assume that it is the following: maximum: 2.9 ns - 1.5 ns = 1.4 ns. Is it correct and if not, how is it? (Because the data sheet advertises a sample rate of 250  MBit/s, I would assume that the variance is less than 2.9 ns between all driver output pins 13 to 20.)

    Customer is asking for the intra-pair skew spec here. I will need to search if this has been looked as the specs are for the differential waveform not the single ended. Is there a particular reason that the customer is concerned here? 

  • 0 in reply to Malik Barton57
    TI__Genius 12865 points

    Hi Malik,

    if I want to know the propagation delay of a single part do I have to add or subtract the Part-to-Part Skew of 1.5 ns to the max. Propagation-variance of 2ns (Delay = 0.9ns to 2.9ns)?

    Thanks and Best Regards, Hans

  • +1 in reply to Hans
    TI__Guru 64326 points

    Hi Hans,

    I would not go with the calculation above. The prop delay between lanes would range between 0 ns (min) and 2 ns (max). Basically each lane will vary inside the t_PHL/t_PLH specs  from input to output therefore teh skew between lanes is bounded by these specs.