• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 153 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB928Q-Q1: GPIO2&3

Jiawei Hu1
Expert 5555 points
Part Number: DS90UB928Q-Q1

Hi team,

As you can see in the below figure, the GPIO2&3 has a short time high level. Could you kindly tell me what is the reason?

Channel 1: VDDIO&VDD33

Channel 2: GPIO2

Channel 3: GPIO3

BR

Jiawei

  • 0
    TI__Guru** 103215 points

    Hello Jiawei,

    This looks like a result of having the VDDIO and VDD33 tied together. As the supplies are initially ramping, the I/O inside the device is not biased, so there is leakage from the VDD33 rail through to the GPIOs. Once the VDDIO reaches a higher level, then the I/O is sufficiently biased and the pins will have a weak pulldown to GND. Think should not lead to any issues with the part as VDD33+VDDIO supply from the same power rail is allowed within the datasheet. 

    Best Regards,

    Casey