Hi,
After we configure data modes through CRLSEL[1:0] in 0x0A register, is it still valid to fine tune the EQ setting through 0x10/0x11/0x20/0x21 register? Or these EQ setting changes are not valid after CTLSEL[1:0] is already configured?
Thanks,
Antony