• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 228 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS10BR150: LVDS clk and signal

Fred Cheng
Expert 5690 points
Part Number: DS10BR150
Other Parts Discussed in Thread: DS25BR440,

Hi team,

why this reference design use different redriver to compensate?

is there a different need for clock and signal of LVDS?

  • 0
    TI__Guru* 93670 points

    Hi Fred,

    OLDIO_CLK clock is sub-multiple of the data rate. On the other hand, OLDIO_A[0:3] has higher data rate. This is why we have two different parts. 

    Also, DS10BR150 carries one differential clock pair versus DS25BR440 carries four differential pairs.

    Regards,Nasser