Hi,
We see in the SNLS656C that its stated that the clock shall be available at Power Ramp.
As our design have a complex clocking tree structure it would be problematic to start up the clock prior to the power for this IC.
Is this something we can neglect with for example an extra reset of the chip or will this potentially result in faulty behavior/damaging the IC?
Kind Regards
Espen
