This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83869HM: Auto-negotiation setting for RGMII to Copper mode

Part Number: DP83869HM
Other Parts Discussed in Thread: DP83869

I want to know the Auto-negotiation settings for RGMII to Copper on the DP83869HM.

However, Auto-negotiation fails and cannot communicate.

Where is my misconfiguration or lack of configuration?

The Strap of the DP83869HM data sheet is as follows.

9.5.1.1

RX_D0: MODE3

RX_D1: MODE1

9.5.1.2

OPMODE_0: 0

OPMODE_1: 0

OPMODE_2: 0

9.5.1.3

ANEG_DIS: 0

ANEGS EL_1: 0

ANEGS EL_2: 0

MIRROR_EN: 0

  • Hi, 

    I want to asked you some questions for clarification in order to do a further further debug

    • Are you able to see a link up for your DP83869 board?
    • Could you read the register 0001 and 006E?
    • Have you check the Align and Shift mode for the RGMII interface?
    • Could you also shared your schematics for further debug?

    Your strap setting seems ok to me.

    --

    Regards,

    Hillman Lin

  • 2620.DP83869.pdf

    Thank you for your answer


    ・Auto-negotiation has failed and link-up has not been possible.
     If I fix the speed of the board and the PC at 100M, communication will be possible.

    ・I can't refer to the register because I haven't connected the JTAG pin of DP83869.

    ・What is checking the Align and Shift mode of the RGMII interface?
     I don't understand.

    ・Attach the drawing

  • Hi,

    --

    Regards,

    Hillman Lin

  • Hello Lin,

    I am FAE supporting him in Japan.

    Let me follow up him.

    • Regarding to the question: "What is checking the Align and Shift mode of the RGMII interface?" Please refer to this E2E thread: https://e2e.ti.com/support/interface-group/interface/f/interface-forum/1099945/faq-how-to-select-correct-rgmii-delay-mode-for-phy-and-mac
      >>As mentioned in D/S "By default RGMII shift mode will be activated", he uses default setting, shift mode.
          He also used this configuration for DP83867, and it worked. Thus the configurations might be no problem.
    • Could you double check the clock speed in CLK_OUT to double check the clock speed?
      >>They cannot touch CLK_OUT because they do not put any pads or pins on it. But they could confirm XSTAL is making clocks.
    • Could you also read the latch in voltage for LED0, LED1,and LED2 to double make sure it is latch in the required voltage? It seems like an advertisement issue due to wrong strap.
      >> When powered on, at first LED_0, 1, 2 were 0V but after few seconds, they got approx. 1.8V and LEDs ramped.

    Please check comments above and gave us advices.

    Also do you have any comments for circuit design which he already sent you?

    Best regards,

    Yuto

  • Hi Yuto,

    • Could you try to read the LED_0,1,2 when you use a hard reset button on the board or write the register 001F to 8000 to see the voltage change? The voltage should temporary decrease to certain level but not 0V during latch in process and go back up to 1.8V. Please tell me your observation.
    • Could you read the register 0001 and 006E and provide me the value?
    • On the schematics, I did not see an power session, please do check session 11 in the datasheet on the power connection.
    • I did not see a pull up 2.2kohms resistor on the MDIO connection. If possible, please do add it.
    • Please do make sure the Reset pin is active low from your application.

    --
    Regards,

    Hillman Lin