• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 280 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB941AS-Q1: AV mute

Jiawei Hu1
Expert 5625 points
Part Number: DS90UB941AS-Q1

Hi team.

My customer use 941>>948 for cockpit and met black issue. Several questions maybe need your help:

  1. Do we have code to push 941>>948 enter AV mute?
  2. How to prevent UB941>>948 enter AV mute, just setting 941 0x04[4]? Any other things need to do?

Thanks!

Jiawei

  • 0
    TI__Mastermind 18046 points

    Hi Jiawei, 

    1. Since AVMute is associated with our devices with HCDP, the UH941 datasheet shows that setting reg 0xC2[0] would enable AVMute. The UB devices should not have that bit enabled. 

    2. To prevent AVMute, you are correct, on the 941, register 0x04[4] should be set. 

    Best,

    Shu

  • 0 in reply to Shu Huang
    TI__Expert 5625 points

    Hi Shu,

    Thanks for your reply. Customer has set the 941 0x04[4], so the black issue wasn't caused by AV mute. Attached is the register comparison between normal & abnormal.

    1. From 948 0x1C, we can see the lock bit is zero at abnormal status. But at the abnormal status, we still can access 948 registers from 941. Could you kindly help check?
    2. From 948 0x28, we can see 0x28[5] is 1 at abnormal status, could you kindly help check what will influence the bit? Is the bit loaded from remote ser?
    3. From 948 0x3b, we can see different AEQ status, could you kindly check it? Which stage do 0x1F & 0x04 mean?

    BR

    Jiawei

  • 0 in reply to Jiawei Hu1
    TI__Mastermind 18046 points

    Hi Jiawei, 

    Was there an additional attachment with the full register configs?

    1. How is the customer accessing the 948 from the 941? Are they able to read the correct I2C address of the 948 (register 0x0)  from the 941? 

    2. For 0x28 bit 5, the value '1' is the default indicating the status of the forward channel (no active video being sent by the forward channel). This is bit is influenced/loaded from the forward channel indicating video status. 

    3. Please see the below screenshot for a description of the AEQ state machine. If AEQ is enabled then the values 0x1F and 0x04 correlate to selection 10 and 4 of the AEQ, indicating that during abnormal status, the AEQ obtains LOCK on a different EQ setting. 

    Best,

    Shu