This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TC811SEVM: RMII Master and Slave Hardware Bootstrap Configurations

Part Number: DP83TC811SEVM
Other Parts Discussed in Thread: DP83TC811R-Q1, DP83TC811-Q1, DP83TC811, DP83TC811EVM, MSP430F5529,

Hello, I'm Hyung Rae from Darae Logic.

We are reviewing the design of Automotive Ethernet equipment using DP83TC811R-Q1.

Set Hardware Bootstrap when set to RMI of DP83TC811-Q1 and Hardware Bootstrap when set to RMI of DP83822

I don't understand how to read Datasheet and EVM Board.

I would like to proceed with the test by simply setting the hardware bootstrap without setting the register.

The current design is as follows.

EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==> 100BASE-T1(Master) : DP83TC811-Q1 : RMII(Slave) <==> RMII(Master) : DP83822 : 100BASE-T <==> PC Ethernet

Circuit diagrams and block diagrams

4113.block.pdf

3000.schematics.pdf



The content of the question.

1. If you set it to RMII of DP83TC811-Q1, please let me know Hardware Bootstrap Configurations.
- - RMII Master Hardware Bootstrap Configurations
- - RMII Slave Hardware Bootstrap Configurations
- - 100BASE-T1 Master Hardware Bootstrap Configurations
- - 100BASE-T1 Slave Hardware Bootstrap Configurations

2. If you set it to RMII of DP83822, please let me know Hardware Bootstrap Configurations.
- - RMII Master Hardware Bootstrap Configurations
- - RMII Slave Hardware Bootstrap Configurations
- - 100BASE-T Master Hardware Bootstrap Configurations
- - 100BASE-T Slave Hardware Bootstrap Configurations

Please reply as soon as possible.

More than.

  • Hi Hyunglae,

    This information is contained in the Programming section of each one of our datasheets (section 8.5 for DP83TC811 and DP83822).

    For the DP83TC811, bootstraps on pins 24,25,26 control the RMII master/slave setting, and pin 35 controls the 100Base-T1 Master/Slave setting

    For the DP83822, pin 26 controls the RMII master/slave setting. 100Base-T does not have a master/slave notation like 100Base-T1 does.

    Thanks,

    David

  • 1. EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==>

    <==> 100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RMII(Slave) <==> RMII(Master) : DP83822 (SNLU231) : 100BASE-T <==> PC Ethernet

    Is there any problem if I connect as above?

    See also attachment block

    2. 26PIN of DP83822 of SNLU231 (DP83TC811EVM) is 2.49K PD, what kind of setting is it?
    - Please tell me the 26PIN PU and PD settings when setting RMII/Master.
    - Please tell me the 26PIN PU and PD settings when setting RMII/Slave.
    - Is there any problem with operation if dp83tc811r-q1 and DP83822 of SNLU231 are set to RMII?

    3. Does dp83tc811r-q1 perform basic operation without register setting if hardware bootstrap is set?
    4. Does DP83822 perform basic operation without register setting if hardware bootstrap is set?
    7658.block.pdf
    snlu231.pdf

  • 1. EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==>

    <==> 100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RMII(Slave) <==> RMII(Master) : DP83822 (SNLU231) : 100BASE-T <==> PC Ethernet

    Is there any problem if I connect as above?

    See also attachment block

    2. 26PIN of DP83822 of SNLU231 (DP83TC811EVM) is 2.49K PD, what kind of setting is it?
    - Please tell me the 26PIN PU and PD settings when setting RMII/Master.
    - Please tell me the 26PIN PU and PD settings when setting RMII/Slave.
    - Is there any problem with operation if dp83tc811r-q1 and DP83822 of SNLU231 are set to RMII?

    3. Does dp83tc811r-q1 perform basic operation without register setting if hardware bootstrap is set?
    4. Does DP83822 perform basic operation without register setting if hardware bootstrap is set?


    Additional Questions

    SNLU231 (DP83TC811EVM) board running J25 shut on
    Operation of DC supply connected causes the problem due to voltage applied simultaneously
    The U13MSP430F5529 seems to have been destroyed because of the heat and overcurrent.
    I think I need to download FW again if I exchange U13 MSP430F5529.
    Please give me MSP430 Firmware and tell me how to download it.
    And the U11 TUSB2046BI could be destroyed, but it doesn't seem to have a fever, so it's working
    It doesn't seem to be a problem.
    If U11 TUSB2046BI is also destroyed, please let me know how to respond.

  • Hi, 

    1. This connection is fine

    2. You will have to read the datasheet to understand the strapping modes of each PHY. Please see section 8.5. There is no problem when setting SNLU231 to RMII mode.  

    3. Yes it can perform basic operation if the bootstraps are set correctly. 

    4. Yes it can perform basic operation if the bootstraps are set correctly. 

    Additional question: firmware is attached. msp430-usb-to-mdio-universal-v3.04.txt

    Thanks,

    David

  • Additional Questions

    EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==>

    <==> 100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RGMII(Slave) <==> RGMII(Master) : DP83822 (SNLU231) : 100BASE-T <==> PC Ethernet

    The basic setting of SNLU231 is RGMII, is there any problem if I connect it as above?

  • No problem if connected as above. 

    Thanks,

    David

  • I have a question because I can't determine if the SNLU231 board is operating normally.

    EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==>

    <==> 100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RGMII(Slave) <==> RGMII(Master) : DP83822 (SNLU231) : 100BASE-T <==> PC Ethernet

    We're setting it up together and conducting a test.

    After setting RGMII of SNLU231, connect J7 and J8 and LED action
    I'm doing it as below.

    1. When connecting J7, LED_0 and LED_1 emit light
    2. When connecting RJ45 (J8), the GREEN LED emits light and the orange LED emits light
    3. LED_1 blinks

    It matches the LED action description in the SNLU231 user manual
    What do you think?

    SNLU231 Board Test Is Normal Operation
    Are there any other conditions or methods to check the judgment other than the LED operation status?

    For your information
    EN675 SoC: RMII(Slave) <==> RMII(Master): DP838251I: 100BASE-TX Connected Board plays video when set to IP address 192.168.0.100 in VLC media player
    It is possible.

    But

    EN675 SoC : RMII(Slave) <==> RMII(Master) : DP83TC811-Q1 : 100BASE-T1I(Slave) <==>

    <==> 100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RGMII(Slave) <==> RGMII(Master) : DP83822 (SNLU231) : 100BASE-T <==> PC Ethernet

    In this case, when the VLC media player sets the IP address to 192.168.0.100, the image is not played.

    Please give me your opinion.

    I am attaching a video file.



    More than.

  • Hi Hyunglae,

    Are you able to read/write registers on the PHY, or is the only configuration being done through bootstraps? We strongly recommend using register access as it will make debugging much easier. 

    According to the LEDs, it looks like link is up. You can read back register 0x0001 of the DP83TC811 to confirm this.

    I am not familiar with what you are trying to do with VLC media player. Do you have any specific questions regarding this?

    Thanks,

    David

  • Let me briefly explain our item.

    For our item, if you deliver the video of the front and rear cameras in the form of an IP camera to DP83TC811R-Q1,
    A solution that monitors images with IP addresses.

    The primary design is to complete the IP solution by applying the general PHY DP838251I as follows
    The image was monitored by IP address.

    EN675 SoC : RMII(Slave) <==> RMII(Master) : DP838251I : 100BASE-TX <==> PC Ethernet <==> VLC media player


    The secondary design is to apply DP83TC811R-Q1 instead of DP838251I to the above system to produce the same type of solution by IP address

    This is an IP camera for vehicles that monitors images.


    And for the register setting and verification that you inquired about,

    EN675 SoC: RMII (Slave) <==> RMII (Master): DP83TC811-Q1: 100BASE-T1I (Slave) related parts are connected to the MDIO line

    Yes, you can set up and check the register.

    100BASE-T1(Master) : DP83TC811-Q1 (SNLU231) : RGMII(Slave) <==> RGMII(Master) : DP83822 (SNLU231) : 100BASE-T

    This part is the only configuration through the bootstrap, and it is difficult to check the register.

    When purchasing SNLU231, we did not purchase the related equipment download cable or JTAG cable.

    currently

    SNLU231 (DP83TC811EVM) While running the board, shut on J25 and operate DC supply connected
    The U13MSP430F5529 seems to have been destroyed because of the heat and overcurrent.
    If U13 MSP430F5529 is replaced, FW needs to be downloaded again.

    The current plan is to purchase 2 SNLU231 units and 1 DP83TC811SEVM to test again.

    Is there any additional test method before purchasing?




    More than.

  • Hi Hyunglae,

    My help will be limited to the scope of the PHY. I can help you make sure data transfer is happening, but I will not be able to help with application level problems beyond that.

    Here are the two things I can help you check:

    1. Link is up 

    2. Data transfer is happening.

    Both of these you will need register access for. The first one can be checked by reading register 0x0001. The second can be checked by using a ping command or the Built in Self Test feature of the PHY. 

    Let me know if you have specific questions. 

    Thanks,

    David

  • Ping is not responding.

  • Hi Hyunglae, 

    Please describe the setup you are using to conduct the ping test. 

    Thanks,

    David