Hi team,
In datasheet figure 2 looks the RESET_N signal transition to Low after Hi state once.
I think this Hi state is that just start up along with VCC.
Does this Hi state need? Would it be no problem if Low state is kept over 1usec?
If this hi state is needed, how many second is needed to maintain?
best regards,
teritama
