DP83867E: Test Setup for Bit Error Test

jmbats

Part Number: DP83867E

I want to ask for a piece of expert advice regarding this setup. We are planning to test the PHY over an ethernet cable in 1G for a traffic test or bit error test. We will send PRBS packets in continuous mode from one DP83867E PHY_1 to another DP83867E PHY_2 over an ethernet cable. Then PHY_2 will send what it receives back to PHY_1. For some duration of time, we will then read the PHY_1 PRBS_ERR_CNT at Address 0x0072 to know the bit error. How should we proceed with this setup and how to configure the two PHYs to do the handshaking?

Is this like a reverse loopback where PHY_1 is the link partner and PHY_2 is doing the reverse loopback? If so, what will be the configuration for PHY_1?

Thank you so much.

over 2 years ago

0 Gerome Cacho over 2 years ago

TI__Mastermind 31755 points

Hello,

Thank you for your query. The US offices are closed for Labor Day. We expect to take a look at your query when offices open Tuesday, 9/6/22.

Sincerely,

Gerome

0 jmbats over 2 years ago in reply to Gerome Cacho

Prodigy 70 points

Hi. I would like to follow up for this query. Thanks.

+1 Gerome Cacho over 2 years ago in reply to jmbats

TI__Mastermind 31755 points

Hello,

For this setup, PHY A and PHY B will be connected via RJ-45. Assuming these are configured correctly, they should link up. This should be checked via Reg 0x1[2]. If this is set up correctly, then you may enable setup testing by enabling PRBS on PHY A while PHY B will be set to Reverse Loopback. You may then check errors via Reg 0x72, number of received bytes in 0x71, as well as PRBS status on 0x17.

Sincerely,

Gerome

0 jmbats over 2 years ago in reply to Gerome Cacho

Prodigy 70 points

Thank you. For now, this will do. Will just open another thread for further queries related to this one when the actual test has commenced. Salamat.

Interface

Interface forum

DP83867E: Test Setup for Bit Error Test