The datasheet for the DP83640 mentions the CLK_OUT pin can be configured to pass-through the 50MHz clock from X1.
Please see the image attached.
This is shown as source 4 in the image.
However I can not figure out how this is configured on the PHY as there does not seem to be any other mention of it.
If anyone could point me in the correct direction that would be much appreciated.
Thanks,
Matt