This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB953-Q1: Bandwidth problem of chip

Part Number: DS90UB953-Q1

Now we use DS90UB953. Spec has a question. The maximum bandwidth of CSI here is f * 64, but now we only use 1 lane for CSI. If we input the reference clock at 25MHz, the maximum bandwidth of CSI is 1600. Do we need to divide this by 4 to convert it to each lane