This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello TI Team:
We are using LVDS input to serializer DS90UB947-Q1 for FPD Link III application
The LVDS source is coming from NXP CPU and which have DUAL LVDS WITH 2 LVDS CLK OUT for using on dual channel display application.
Can you let us know how to config it or should we change a new solution for this application?
Please let us know your recommendations.
Hi Shivam,
Thank you for question. The 947 can only accept one LVDS clock input. If you are operating the 947 in DUAL OLDI, both outputs will be timed off one clock input. What is the the customer's purpose of using the second LVDS clock? What configuration are they trying to achieve?
Regards,
Josh