This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TC812R-Q1: DP83TC812x - handling of link control

Part Number: DP83TC812R-Q1
Other Parts Discussed in Thread: DP83TC811, DP83TC812S-Q1

In the SNLS579A document for DP83TC811, register 0x485 bit 12 is link control bit, but in the SNLA293

for both master and slave configuration register 0x475 bit 4 is used for link control.

 

1) When the the device is initialized, is bit 12 in register 0x485 enough for setting the link control?

2) For DP83TC812 only bit in SNLA389A Open Alliance document (register x0523, bit 0) is mentioned, is

   for handling link control this bit enough or is there another bit, like bit 12 register 0x485 for DP83TC811,

   which is not documented in SNLS document?  

3) Is the link control handling of DP83TC812 similar to DP83TC811  or is disabling/ enableingt of he link control for DP83TC812 not supported in hw

  • Hi Paul,

    1) When the the device is initialized, is bit 12 in register 0x485 enough for setting the link control?

    No, please follow the configuration mentioned in the SNLA293 app note, 0x475 also has to be written which cuts down the Transmitter for Link Control.

    2) For DP83TC812 only bit in SNLA389A Open Alliance document (register x0523, bit 0) is mentioned, is

       for handling link control this bit enough or is there another bit, like bit 12 register 0x485 for DP83TC811,

       which is not documented in SNLS document?  

    The procedure following in the Open Alliance appnote for DP83TC812 is correct, you can follow that method.

    3) Is the link control handling of DP83TC812 similar to DP83TC811  or is disabling/ enableingt of he link control for DP83TC812 not supported in hw

    Both they PHYs function differently, I would recommend following the register writes mentioned in each of their respective Open Alliance application notes.

    Thanks,
    Rahul

  • Hi Rahul

    ok i am little bit confused cause there are several different information about link control handling in following 3 3 documents www.ti.com/.../dp83tc812s-q1 , www.ti.com/.../snla389 and www.ti.com/.../snla404 related to dp83tc812.

    From snla389a.pdf

    and

    From dp83tc812s-q1  it is mentioned that register 0x1834 is except bit 14 all other bits are from type R which means only readable but from snla389a.pdf some only readable bist shall be set.

    And in snla404.pdf , appendix A there is a flow chart describing the initialization sequence and it mentions about Enable link start-up and Disable link start-up but no "real" information available which registers needs to be set to Enable link start-up and Disable link start-up.

    Which registers needs to be set and which value must be set to Enable link start-up and Disable link start-up?

  • Hi Rahul

    ok i am little bit confused cause there are several different information about link control handling in following 3 3 documents www.ti.com/.../dp83tc812s-q1 , www.ti.com/.../snla389 and www.ti.com/.../snla404 related to dp83tc812.

    From snla389a.pdf

    and

    From dp83tc812s-q1  it is mentioned that register 0x1834 is except bit 14 all other bits are from type R which means only readable but from snla389a.pdf some only readable bist shall be set.

    And in snla404.pdf , appendix A there is a flow chart describing the initialization sequence and it mentions about Enable link start-up and Disable link start-up but no "real" information available which registers needs to be set to Enable link start-up and Disable link start-up.

    Which registers needs to be set and which value must be set to Enable link start-up and Disable link start-up?

  • Hi Paul,

    Apologies for the confusion caused in the documentation.

    Reg 0x1834 is configured only for the master and slave configuration of the PHY.

    The description of Step-1 should actually be added in the Step-2 for section 7.1, writing to reg 0x0523h should disable the transmit.

    I will make sure to document this and correct in the future revisions of the datasheet.

    Thanks,
    Rahul