This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB211: Questions about reset timing

Part Number: TUSB211


 Questions from customer:

Q1: does the TI TUSB21x include a processor with RAM?

 

TUSB21x RSTN datasheet specifies RST_N min pulse width = 20usec.

Q2: Please help confirm the RSTN input pulse is the TUSB21x POR reset pulse? Meaning the pulse is not only producing the edge to trigger an internal POR circuit?

It appears that RSTN is not edge triggered. RSTN 20usec pulse seems too long for input setup/hold time. But want to confirm this.

 

In general it is common practice for us to reset digital ICs during a soft reboot.

Especially digital ICs with processor cores and RAM.

Otherwise it is possible digital devices could remain powered on without restart for life of server.

 

For past designs we chose to cycle TUSB21x RSTN when our platform reboots.

We may elect to not cycle TUSB21x RSTN if it doesn’t include a processor/RAM.

  • Q1: no ram

    Q2: there is a POR circuit and RSTN is edge trigger. As long as there is an initial reset there is no issue not resetting during reboot if power is stable. ((STABLE) VCC stable before RSTN de-assertion 100us). The USB host/device should try to re-enumerate after reboot.

    Regards

    brian