• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 352 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN4550-Q1: TCAN4550-Q1 Technical support

Colt Zhang
Expert 5035 points
Part Number: TCAN4550-Q1
Other Parts Discussed in Thread: TCAN4550

when customer use TCAN4455-Q1,According to the official demo driver, all can data reception is masked, but the chip still triggers the receive interrupt, and an invalid ID comes in

  • 0
    TI__Guru 53555 points

    Hi Colt,

    Default behavior for the TCAN4550 is to accept any messages that do not match any existing filters into RX FIFO 0, setting the corresponding interrupt to signal a new received message. This behavior can be changed in order to reject non-matching frames by modifying the ANFS and ANFE fields of the Global Filter Configuration register (address = h1080). In the demo, this is done using the TCAN4x5x_MCAN_Global_Filter_Configuration (gfc.ANFE and gfc.ANFF) variable during the MRAM configuration. See line 200 of the main.c file. 

    Let me know if this produces the desired behavior for you and if you have any more questions. 

    Regards,
    Eric Schott

  • 0
    TI__Expert 5035 points

    Mismatched frames are suppressed.Only a few valid frames can come in to FIFO.The problem is that there will be other IDs.
    customer mutually exclusive read and write on software, which is supposed to be caused by a mix of read and write schedules when the reader schedules.

  • 0 in reply to Colt Zhang
    TI__Guru 53555 points

    Hi Colt,

    I'm sorry but I'm not sure I understand the desired functionality here. Is there a range of IDs you would like to accept while rejecting all others? Or would you like to sort some IDs as priority messages in separate FIFOs or buffers?

    Regards, 
    Eric Schott