This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TG720S-Q1: How to configure Analog Loopback With Inbuilt Data-Gen?

Part Number: DP83TG720S-Q1
Other Parts Discussed in Thread: DRA821

Hello
The phy chip model we use is DP83TG720S-Q1. Currently, the phy chip is already working properly. However, due to testing needs, we need to configure loopback for testing. The mode of loopback is Analog Loopback With Inbuilt Data-Gen. I configured according to the Table 7-2. Datapath BIST Programming of the datasheet. However, the registers corresponding to the Data Generator and Data Checker do not have any values. How should I configure registers to enable Analog Loopback With Inbuilt Data-Gen ? Can I configure a list of registers?

你好
我们使用的phy芯片型号是DP83TG720S-Q1。目前phy芯片已经可以正常工作了。但是因为测试需要,我们要配置loopback进行测试。loopback的模式是 Analog Loopback With Inbuilt Data-Gen。我按照datasheet的 Table 7-2. Datapath BIST Programming进行了配置。但是Data Generator和Data Checker对应的寄存器没有任何值。请问我应该如何配置寄存器来使能 Analog Loopback With Inbuilt Data-Gen?可以给一个寄存器配置列表吗?