This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We are facing an issue that the insertion loss is failing for the FPD Link III IC (DS90UB928Q-Q1) during simulation in the CST tool. We have to fix this issue in the layout. We are requesting the TI to give suggestion for the improvement in layout.
Hi Madhan,
Regards,
Fadi A.
Hi Fadi Abdulhameed,
Now we have seen some improvement in the insertion loss. We have one another query that is the RIN+ an RIN- pin have any internal protection diode to prevent from the over voltage.
Hi Madhan,
Yes they do. Also, here is the ESD ratings and recommended operation for all pins.
Regards,
Fadi A.