• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 291 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83822I: VDDIO/AVD voltage detect timing and threshold

Ching-An Chen
Prodigy 20 points

Part Number: DP83822I

I found that if I give 2V at VDDIO and AVD and then adjust the power supply to 3.3V,

the 0x0421 Analog Power Detect Status register will give me an incorrect status (1.8V).

Therefore, I would like to know the voltage threshold for detecting 1.8V/2.5V/3.3V and the voltage detection timing.

This will help me avoid potential risks in customer applications.

thx alot.

  • +1
    TI__Mastermind 28072 points

    Hi,

    The power up timing requirements are listed in section 7.6 of the datasheet. The AVD and VDDIO ramp times must be under 100ms to avoid false detection of voltage level. The ramp should be continuous and the final voltage should fall within the recommended operating conditions. As long as these specifications are met, there will be no issue. We do have exact voltage threshold data that you are looking for.

    Thanks,

    David