Dear expert,
1. Why REFCLK must stay in low until VDDx power up stable?
2. What are the risk if the sequence doesn't meet the requirement?
Regards,
Dongbao
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear expert,
1. Why REFCLK must stay in low until VDDx power up stable?
2. What are the risk if the sequence doesn't meet the requirement?
Regards,
Dongbao
Hi Dongbao,
I don't have this information readily available, but datasheet specs should be followed to ensure the device operates normally.
Best,
Lucas