Hi Experts,
My customer wants to output logic Low on P0 pin when power-on. Since the initial state is that internal FET Q1 and Q2 is off and 100K PU resister is enabled, is it OK to use external pull-down resister like 4.7k ohm?
Regards,
Uchikoshi
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
