This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN4550-Q1: About crystal selecting

Part Number: TCAN4550-Q1
Other Parts Discussed in Thread: TCAN4550

Hi team,

Our customer selecting external crystal for this device. In SLLA549, it is said 'a maximum ESR of 60 ohms and with load capacitance (CL1=CL2) requirements ranging between 8 pF and 24 pF.'.

About load capacitance, why this requirement is decided? Should we select the crystal following this requirement or select base on crystal matching?

If you can, please tell me upper answer with effect when CL1,2 value are out from requirement range.

SLLA549:www.ti.com/.../slla549.pdf

The customer ask crystal maker to matching and the answer is CL1,2=2pF, Rd=0ohm. This is out from requirement in SLLA549.

Should we ask the crystal maker to matching base on Cl is 8p~24pF range?

Best regards,

teritama

  • Hi teritama,

    After reviewing a large number of available crystals at both 20MHz and 40MHz frequencies, the majority of them had specifications that fell within the max ESR of 60 ohms and a load capacitance between 8pF and 24pF. Therefore these were general parameters used by our design team along with a crystal model to determine the current sourcing needs of the device based on this external load between the OSC1 and OSC2 pins.  But this does not mean that crystals with different properties can't work. 

    I am happy to see you are already familiar with the Clock Optimization app note for this device.  Crystals with a lower CL requirement can be used, but this will likely require a series dampening resistor to reduce the current flowing through the crystal to lower the drive level.  If the drive level is too large, the oscillation peak to peak voltage can become large enough to place a low voltage on the OSC2 pin which can be interpreted as a "grounded" pin and cause the device to switch to single-ended clock mode. 

    Just about any crystal can be made to work regardless of the CL value set.  This is usually defined based on the oscillation frequency.  But the most important factor is ensuring the other factors such as Drive Level are set at a level that will ensure stable and reliable operation as outlined in the app note.

    Regards,

    Jonathan

  • Hi Jonathan,

    Thank you for reply. I understood 8pF~24pF is general parameter. I'll tell the customer to give priority to crystal matching.

    In addition, The customer using below crystal. The load capacitance of this crystal is 8pF. Typically, do you think damping resister is needed when using this crystal?

    NX3225SA(https://www.ndk.com/en/products/lineup/crystal-unit/NX3225SA-standard.html) 

    Best regards,

    teritama

  • Hi teritama,

    Yes, please include the series dampening resistor, even if it is set to a 0-ohm as an initial value on the first prototype build.  This will allow for the circuit to be analyzed and optimized for performance and stability which may require a different value resistor after this process is complete. 

    The issue is that there are two perspectives when looking at this circuit and doing the optimization which must be balanced.  The first perspective is from the crystal's needs which specifies a particular capacitive load and drive level to oscillate at a particular frequency.  The second perspective if from the TCAN4550 and the overall load created by the crystal, capacitors, resistors, etc. located external to the device and connected between the OSC1 and OSC2 pins.

    The crystal specifies a total load capacitance of 8pF, which includes the pcb parasitic and TCAN4550 pin capacitance as part of that capacitance.  Once these parasitic capacitances are included, the actual value of the load capacitors needed to create an overall capacitance of 8pF will be less and possibly in the 2pF to 4pF range (each).  This is application specific and will vary by the pcb layout.

    The TCAN4550 is expecting an external load of 8pF to 24pF worth of capacitance and an ESR of up to 60 ohms.  The crystals specify a max ESR and the actual measured ESR on any given crystal is usually less than half of this spec from my experience.  Also, the TCAN4550 is not including it's own pin capacitance in the expected needs for the overall capacitive load expectations which is a significant portion of the total capacitive load.  Therefore, when the capacitance is optimized for the crystal using load capacitors that are in the 2pF to 4pF range, this is below the expected value and it can cause the automatic gain control circuit to rail out at the minimum edge of the range and prevent it from reducing the output current to a lower level needed to reduce the crystal oscillations.  This will result in an oscillation voltage that is too large and this can lead to a stability issue with the single-ended detection circuit thinking the OSC2 pin has been "grounded".

    The other issue is this parasitic capacitance is not stable with temperature because it is not made up of the same type of dielectric material used in the actual capacitors.  Therefore, when the temperature shifts, the capacitance will shift, and without optimization, the circuit could in theory drift into an unstable condition.  Most optimization is done at room temperature, and then when the board is heated, the board may not be stable.

    Adding the series dampening resistor will reduce the current and drive level to a low enough level that small changes in load capacitance due to component tolerance and temperature won't cause a stability issue.

    As I've outlined in the Optimization App Note, the recommendation is to start with a 0-ohm resistor and then make some tests and optimize the circuit by changing the capacitor values and then increasing the resistor value as necessary.  Typical values are less than 100 ohms, with some as low as 10 ohms when this is needed.  Some applications are stable without a series resistor, but if the resistor is omitted from the design, increasing the load capacitors is the other other solution to creating stability and this method will shift the oscillation frequency slightly.

    Regards,

    Jonathan

  • Hi Jonathan,

    Thank you for your kindly reply. I'll tell the customer that include series damping resistor for optimize the circuit.

    Best regards,

    teritama