• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 302 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90LV011AQ-Q1: Estimated current consumption at 1MHz

DS90LV011AQ-Q1: Phase Noise and Other Noise Parameters

Navneet Singh
Prodigy 45 points
Part Number: DS90LV011AQ-Q1
Other Parts Discussed in Thread: SN65LVDS100

Hi TI Team,

I am currently working on a new design and considering incorporating the DS90LV011AQ-Q1 into my project. However, upon reviewing the datasheet, I couldn't find any information regarding the noise characteristics of the device. It appears to be incomplete in that regard.

I am particularly interested in the phase noise performance of the DS90LV011AQ-Q1. I would like to compare it with the allowable phase noise of another device that will be utilizing this clock at its input. Obtaining the noise specifications will greatly assist me in making an informed decision for my design.

I would greatly appreciate it if you could provide me with the necessary noise characteristics for the DS90LV011AQ-Q1. This information will play a crucial role in the selection process and enable me to evaluate its compatibility with the rest of my system.

  • 0
    TI__Mastermind 23560 points

    Hello Navneet,

    Typically LVDS transmitters and receivers don't have jitter numbers and unfortunately this applies to the DS90LV011AQ. We do have LVDS jitter values but for higher data rate (>2Gbps) buffers like the SN65LVDS100.

    Regards,

    Josh

  • 0 in reply to Joshua Salinas
    Prodigy 45 points

    Hi Joshua,

    Thanks for letting me know, I only plan to use the device as a way to convert my TTL signal to differential signal, then transmit it over a twisted pair. The frequency of my single ended signal is 40Mhz.

    My phase noise requirements are as below at 40Mhz. 
     

    Do you think this would be a good part for this, would you be able to recommend me something else for this application??

    Thanks
    NS

  • 0 in reply to Navneet Singh
    TI__Mastermind 23560 points

    Hello NS,

    It's hard to say since we don't spec phase noise. We do have the EVM for this device, you could provide the TTL signal and see if the differential phase noise meets your requirements.

    Have you looked at our Clocking Buffers on ti.com, in particular the differential buffers? These devices have phase noise numbers since they come from our clocking team. For LVDS output types, one drawback is the minimum output channels is 4.

    Regards,

    Josh

  • 0 in reply to Joshua Salinas
    Prodigy 45 points

    Thank you so much for directing me to the right place to look for!! I think it is making more sense now