• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 35 subscribers
  • Views 210 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB941AS-Q1: DS90UB941AS questions

Kailyn Chen
Genius 9560 points
Part Number: DS90UB941AS-Q1


Hello,

I  have l questions to interrupt you about DS90UB941AS, about the DSI_CONFIG_0 registers bit4, if DSI_SYNC_PULSES=1, it means regenerate original VS/HS timing. 

I don't understand how to regenerate the original VS/HS timing. or how to know the original HS/VS width? 

Another question about DS90UB941AS, if BRIDGE_CLK_MODE = 0， DSI Reference Clock Mode. If the input DSI clock disappeared suddenly, does the FPD link disconnect? 

if the low frequency control signal could transmission normally? 

Best regards

kailyn

  • +1
    TI__Mastermind 22946 points

    Hi

    Kailyn,

    If DSI_SYNC_PULSES is set to 1 by default, the device should expect sync pulses by default that is from SoC. For more information and examples, see DS90UB941AS-Q1 DSI Bringup Guide section 4.6. (Link)

    In BRIDGE_CLK_MODE=0, the DSI clock must be continuous and BRIDGE_CTL:DSI_CONTINUOUS_CLK must be set. If not, it would be disconnected.

    Best,

    Josh