Hello, I am working on a backplane design that interfaces with a plug-in card that generates an M-LVDS clock output. The backplane will bus the signal to several payload slots. I would like to know if TI has an recommendation for generating max trace length constraints during layout. Any feedback is appreciated.