TFP410: Detected as interlaced

Tim Lipsky

Part Number: TFP410

Our implementation using TFP410 does not work with our target monitor but does work fine on most others. An HDMI protocol analyzer is showing that the TFP410 video is being detected as interlaced when it is transmitting 1080p60 RGB24. The parallel input to the TFP410 is configured as 1.8V I/O 24 bit single edge with a 148.5MHz single-ended clock input from a FPGA sending colorbars. Any ideas as to why it is being detected as interlaced?

over 2 years ago

0 David (ASIC) Liu over 2 years ago

TI__Guru**** 177696 points

Hi,

Does this issue happen only with the 1080p60 RGB24 resolution?

Thanks

David

0 Tim Lipsky over 2 years ago in reply to David (ASIC) Liu

Prodigy 220 points

Hi David,

Yes and is the only resolution we use.

Tim

0 David (ASIC) Liu over 2 years ago in reply to Tim Lipsky

TI__Guru**** 177696 points

Tim

Are we sure that you are sending 1080p and not 1080i? The TFP410 does not have a control over interlaced or progressive. It just sends out the RGB over the three TMDS data lanes.

Thanks
David

0 Tim Lipsky over 2 years ago in reply to David (ASIC) Liu

Prodigy 220 points

David,

Yes, positive, as I have 2 other protocol analyzers that confirm 1080p60. It is strange that the analyzer at our vendor is showing interlaced. However, his internal log is showing progressive. This suggests to me there is something on the hairy edge of the TMDS side of the TFP410. I also tried adjusting the TFADJ to other values but still the same result. I also tried halving the pixel clock for 1080p30 and still the same. Is there anything that can be done about TMDS clock/data relationship?

Thanks,

Tim

0 David (ASIC) Liu over 2 years ago in reply to Tim Lipsky

TI__Guru**** 177696 points

Tim

I honestly don't know how the TMDS clock and data relationship would affect the output signal to be detected as interlace or progressive. The TFP410 is just a parallel (RGB) to serial (TMDS) converter. But TFP410 does not have a control that can change the TMDS clock and data relationship;

Thanks

David

Interface

Interface forum

TFP410: Detected as interlaced