• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 202 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB960-Q1: YUV422 or not

Wenting Wu
Intellectual 2295 points
Part Number: DS90UB960-Q1

Hello all

one of my customers wants to use camera internal ISP output to serializer, DVP 8bit interface, pclk=37.5MHz. And YUV data needs to be transferred. Please help to confirm if the DS90UB933 or DS90UB913 is appropriate.

In addition, the DS90UB960-Q1 has two operating modes, as shown in the following figure, when the raw mode matches 933/913. Can only raw format data be passed? The customer wants to transmit YUV422 data. Do you mind helping to check is it available?

 

  • +1
    TI__Expert 6365 points

    Hi Wenting,

    While the PCLK of 37.5MHz is supported by both the 933 and the 913, these devices only support 10 or 12 bit packing structures. 

    Regards,

    Vivaan

  • 0 in reply to Vivaan Jaiswal
    TI__Intellectual 2295 points

    Hello Vivaan,

    Thanks for your quick reply.

    Could you help to evaluate whether the following structure is realizable or not? if not, which FPD-LINK devices are recommended?

    Best regards,

    wenting  

  • +1 in reply to Wenting Wu
    TI__Expert 6365 points

    Hi Wenting,

    This design should be feasible. 8 bit data such as YUV422 can be used in conjunction with the 960 by setting the 933 to RAW 10 mode and setting the 960 to 8-bit mode. This can be done by modifying the register 0x05 on the 933 to switch it to RAW10, register 0x6D on the 960 tom switch it to RAW10, and register 0x7C on the 960, under RAW10_8BIT_CTL to enable processing for 8-bit data. It will also have an option to choose between either the most significant or the least significant 8 bits, which can be configured according to the hardware implementation. I have also attached the relevant register maps below.

    Regards,

    Vivaan