Hi team,
I'd like to know about the symptoms when the RX_CLK signal is shifted by 90 degrees.
Is the PHY specification that data changes at the edge of the clock?
If a 90-degree phase shift occurs, the data will not be received.
BR.
Kengo.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
I'd like to know about the symptoms when the RX_CLK signal is shifted by 90 degrees.
Is the PHY specification that data changes at the edge of the clock?
If a 90-degree phase shift occurs, the data will not be received.
BR.
Kengo.
Hi Kengo,
RX_CLK shifted by 90 degree mainly used to avoid any consequence of length mismatch or impedance mismatch within the design that result in not reading the wrong bit on the receiver side on the MAC.
--
Regards,
Hillman Lin
Hi Kengo,
Yes, as long as Tx is in align mode and Rx is in shift mode. This should be good for RGMII interface.