This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN1145-Q1: CANINT bit and INT_1 register

Part Number: TCAN1145-Q1

Hi team,

Customer is using CANoe to send CAN NM message every 40ms, and read CANINT bit through SPI every 5ms, they found the bit is never set. So they have below questions:

1. Will CANINT bit set any time (no matter STANBY or NORMAL state) when receiving CAN NM message?

2. If receive the command to clear CANINT bit, how long will it take? How long CANINT can be re-assert?

3. Is there any interval requirement of SPI read/write INT_1 register?

Thank you

Scarlett

  • Scarlett,

    The CANINT bit only gets set when a CAN bus wakeup is detected by the CAN transceiver, and will stay high until it is cleared by writing a 1 to the bit. It does no self-clear. The instant another CAN bus wakeup is detected, the bit will get reset.

    Regards,

    Eric Hackett