I would like to split the single-ended output from the SN65MLVD048 part--one branch would go to some MMCX connectors that would go off the board (50 ohm circuit overall) and the other branch would go to a GPIO pin on an FPGA. Assume we are using the interface at the max frequency of the receiver (250Mbps). What is the optimal way to split this signal for the best signal integrity?