This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN4550-Q1: GLOBALERR is the logical-OR of exactly which bits?

Part Number: TCAN4550-Q1

The datasheet says GLOBALERR is the logical-OR of all faults in registers 0x0820 and 0x0824, but I am not sure which bits in those registers represent faults. I assume those bits named as "errors" count, such as CANERR, but everything else is less clear to me. For example, is the EW bit a fault? How about RF0L? These hardly seem like proper faults, but they do seem like time-sensitive flags. Is there a note somewhere that says exactly which bits are combined into the GLOBALERR?

  • Hi Peter,

    Perhaps the term "faults" in the datasheet note was not the best term, but the GLOBALERR is intended to be the Logical OR of all unmasked bits in register 0x0820 and 0x0824 and can be used as a single bit to monitor for any interrupt Fault or Status Flag/Indicator bit included in these registers. 

    Regards,

    Jonathan

  • Hi Jonathan,

    Yes, thank you, it's clearer now. Here is how I am personally thinking about it now. Please tell me whether I've got it mostly right. Every SPI transaction returns 8 bits, which include GLOBALERR, WKRQ, CANERR, SPIERR, M_CAN_INT, and VTWD. GLOBALERR is the logical-OR of the last five bits, each of which is, in turn, the logical-OR of multiple other possibly maskable bits. Therefore, referring back to my original question, the EW and RF0L bits could indeed cause GLOBALERR because they are maskable MCAN interrupts.

  • Hi Peter,

    Your understanding is correct.

    Regards,

    Jonathan