SN65LVELT23: sharp edge output buffer with level translation, enable control, low prorogation delay and less part skew

Chuanfu Liu

Part Number: SN65LVELT23

I am looking for a sharp edge output buffer with level translation, enable control, low prorogation delay and less part to part skew. the SN65LVELT23 is looking good, but it doesn't have the level translation function and enable control, can you suggest some part I can use?

Thank you very much!

Chuanfu

over 2 years ago

0 Clemens Ladisch over 2 years ago

Guru 317370 points

What are the voltage levels? Do you need a differential input signal and a single-ended output signal?

0 Joshua Salinas over 2 years ago

TI__Mastermind 23600 points

Hello,

By "level translation" are you referring to a voltage shifter or a differential to single-ended device like Clemens mentioned?

Regards,

Josh

0 Chuanfu Liu over 2 years ago

Prodigy 50 points

Voltage level: the best one is 1.8V to 5.0V(1.8V to 3.3V is OK if there is no 5V)

Input: differential or single-ended

output: single-ended

delay is small, part skew is small, output rising time is as fast as possible, and has output disable capability (tri-state output)

Thanks

0 Joshua Salinas over 2 years ago in reply to Chuanfu Liu

TI__Mastermind 23600 points

Hello,

For 1.8 V to 5.0 V, we have the LXC family. The SN74LXC8T245 is rated from 1.1 V to 5.5 V with an enable pin. However, the prop delay is a little higher one these devices.

For 1.8 V to 3.6 V, we have the TXV family. The TXV0108-Q1 is rated from 1.65 V to 3.6 V with an enable pin, small delay, fast output rise/fall time. We don't spec part-to-part skew but we do spec channel-to-channel skew which is less than 400 ps.

I hope this helps.

Regards,

Josh

0 Chuanfu Liu over 2 years ago in reply to Joshua Salinas

Prodigy 50 points

Do we have differential input, single ended output parts to refer?

Thanks

0 Joshua Salinas over 2 years ago in reply to Chuanfu Liu

TI__Mastermind 23600 points

Hello,

We don't have a differential to single-ended devices similar to the ones I mentioned above.

We have 'protocol' translators like converting LVPECL → LVCMOS or LVDS → LVCMOS. On the SN65LVDS4, you can choose the LVCMOS voltage output by changing the VDD voltage, similar to a voltage translator. However, LVDS inputs are required.

Regards,

Josh

0 Chuanfu Liu over 2 years ago in reply to Joshua Salinas

Prodigy 50 points

any diff--> LVCMOS which as output disable control?

0 Chuanfu Liu over 2 years ago in reply to Chuanfu Liu

Prodigy 50 points

any diff--> LVCMOS which has output disable control? (typo last time)

+1 Joshua Salinas over 2 years ago in reply to Chuanfu Liu

TI__Mastermind 23600 points

Hello Chuanfu,

Please see Differential to LVCMOS devices with output disable below

Devices with output disable feature mostly appears in 4-ch parts. For LVDS and LVPECL we generally don't offer 1 channel devices with output disable control.

Regards,

Josh

Interface

Interface forum

SN65LVELT23: sharp edge output buffer with level translation, enable control, low prorogation delay and less part skew