• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 224 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB954-Q1: The behaviour of the PDB(RESET)

DS90UB954-Q1: About 1.1V at reset

Masanori Okano
Prodigy 230 points

Part Number: DS90UB954-Q1

Hi, Team

In my product, I have the reset set to Lo for a period of 6ms.
At this time, the 1.1V of the internal regulator does not fully drop to 0V.
A charge of 60mV remains on ch3 (VDD11_D) and 100mV on ch4 (VDD_CSI).

Question 1.
Is it safe to set the reset to Hi even if there is still a charge?

Question 2
Are there any specifications such that the remaining charge must fall below a certain voltage to release the reset?

Best regards.

  • 0
    TI__Mastermind 26175 points

    Hello Masanori,

    The time for reset via PDB is set to a minimum of 2ms. Using the internal 1.1V supply, the PDB line can go high with charge still existing on the 1.1V supply. This requirement is displayed in the specification of T6 in the DS90UB954 datasheet for power-up sequencing. 

    Best,

    Zoe