Hi team,
It is recommended to assert Digital Reset (0x01[0]), when you toggle OUTPUT_ENABLE.
Is it mandatory? What is the purpose to reset after toggling OUTPUT_ENABLE?
If I assert digital reset, LOCK signal will go High --> Low --> High and I would like to avoid this LOCK pin glitch.
Datasheet P59, Table 7-15, OUTPUT_ENABLE register description.
"Output Enable Override Value (in conjunction with Output Sleep
State Select)
If the Override control is not set, the Output Enable will be set to 1.
A Digital reset 0x01[0] should be asserted after toggling Output
Enable bit LOW to HIGH"
regards,