Hi,
Our customer is using the SD-SDI rate. And the falling edge is specked out (tf<400 ps).
Is there a register that can be designed to slow down the falling edge? If so, please tell me how to change the register address and which bits.
Best Regards,
Nishie