Hi TI team,
Due to space constraint in BGA area, can I share one decap for 2 power pins of Retimer chip of 1.17V voltage nets ?
Please note that this violation is for only 2 or 3 power pins of Retimer chip.
Thanks ,
Prashanth Pai B
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI team,
Due to space constraint in BGA area, can I share one decap for 2 power pins of Retimer chip of 1.17V voltage nets ?
Please note that this violation is for only 2 or 3 power pins of Retimer chip.
Thanks ,
Prashanth Pai B
Hi Prashanth,
Please do not post direct information from the datasheet on this public forum, the document is confidential.
I have not tested or seen the effects of sharing decoupling capacitors on this device, in general I believe it may lead to more observed noise from the increased coupling between power pins. The datasheet recommendations for decoupling are intended to be sufficient for most applications. If you have space limitations that prevent the use of as many decoupling capacitors as recommended, the design could still function if the power supply is relatively clean, but we have no information on this and you would have to test it yourself.
Best,
Evan Su