• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 394 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB953-Q1: DS90UB953 hardware circuit design related issues

Bao Songhao
Intellectual 840 points
Part Number: DS90UB953-Q1

1.DS90UB953 can support DVP mode, which means that the sensor inputs MIPI signals to 953, and enables the 953 chip to output DVP for back-end unstring by configuring its relevant registers. Do you need special design on the hardware circuit? Please refer to the reference design on your official website. One copy is MIPI, but the GPIO is also connected with VSYNC?

2. We are now MIPI 2LANE, and the default reference for DS90UB953 is 4LANE. Is there any special requirement for signal channel hardware connection for our application using 2lane?
3. The manual only describes the current parameters of 4lane, does this have the current parameters of 2lane?
4. The manual only says that the operating frequency range is 25~104MHz, and the frequency range of independent crystal oscillator is recommended to be 24.2~25.5MHz. Is there any specific PPM requirement for this?
5. Have the latest design application guide and PCB design guide;

  • +1
    TI__Mastermind 26460 points

    Hello,

    Thank you for your questions.

    1. Yes, DVP mode allows the DS90UB953 to operate with a parallel output data deserializer. There are a few hardware considerations, mainly the strapping of the mode pin and the selected AC coupling capacitors. However, the process of strapping the device to the desired mode via the mode pin is not specific to DVP mode. This app note details all the hardware and software considerations for operating the DS90UB953 in DVP mode. I'm not sure what reference design you are referring to. Are you talking about the typical application diagram in the data sheet or the EVM?

    2. The data lane configuration of the DS90UB953 can be configured using register 0x02[5:4]. There are no special hardware requirements and the unused lanes can be left floating.

    3. The provided supply current and power consumption are the worst case values for the device. There is no data specifically for 2 MIPI lanes instead of 4 MIPI lanes. The 2 lanes may result in a slightly lower current draw and power consumption, but the DS90UB953 will always remain below the listed max.

    4. The 25 ~ 104MHz frequency range includes the supported frequencies for the device across all modes of operation. Depending on the chosen mode, the range will be tighter. The frequency range of 24.2 ~ 25.5MHz is specifically for the non-synchronous internal clock (half-rate) mode. To operate in DVP mode the frequency range is 25 ~ 66.5MHz for RAW10 and 25 ~ 70MHz for RAW 12 HF. It is recommended to have +/- 50 ppm for the oscillator. One additional note, when using the DS90UB953 in DVP mode the external oscillator must be synchronized with the CSI clock of the imager. 

    5. Current guidelines can be found in the DS90UB953 data sheet and EVM User's Guide.

    Regards,
    Darrah