• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 35 subscribers
  • Views 292 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LV1023A: About SYNC pin during data transfer.

Kengo.Y
Guru 11255 points
Part Number: SN65LV1023A

Hi team,

Is data transmission interrupted when the SYNC pin is set Low during data transfer, 
Or does it stop after sending 1026 patterns?

BR,
Kengo.

  • 0
    TI__Mastermind 26806 points

    Kengo,

    Please excuse our delay during the holiday season. One of our experts should be able to get back to you next week after our return.

    Happy New Year!

    -Danny

  • 0 in reply to Danny Bacic
    Guru 11255 points

    Hi team,

    Happy New Year!!
    Could you give me your advice?

    >Danny,
    Thank you for your follow.

    BR,
    Kengo.

  • +1 in reply to Kengo.Y
    TI__Guru 52182 points

    Hi Kengo,

    I am sorry for the delay in the response. 

    Data transmission doesn't occur unless SYNC1 and SYNC2 are low. If either SYNC1/SYNC2 are held high for at least 6 clock cycles of TCLK then the rapid synchronization process is initiated

    But most importantly - the device needs to be synchronized before data transmission even takes place. 

    Best,

    Parker Dodson

  • 0 in reply to Parker Dodson
    Guru 11255 points

    Parker-san,

    Thank you for your reply.
    I'd like to change my question.

    SN65LV1023A starts sending SYNC pattern after SYNCx goes to High.

    Question is:
    Does the device stop sending SYNC wards and start sending data immediately after SYNCx goes to low, or after 1026 of sync wards are sent?

    BR,
    Kengo.

  • +1 in reply to Kengo.Y
    TI__Guru 52182 points

    Hi Kengo,

    If either of the SYNC pins are held high for at least 6 cycles of TCLK the serializer will initiate a transfer of a minimum of 1026 bit patterns. If after the 1026 patterns have been sent and a SYNC pin is still high then the patterns will continued to be transmitted until the SYNC pins are both low. However if after the initial 1026 synch patterns have been transmitted and if one of the SYNC pins is high for > 6 cycles of TCLK, with time starting after initial transmission, then another 1026 sync pattern transmission will initiate. 

    So for your direct question there is a minimum of 1026 SYNC patterns sent if one of the SYNC pins is held high for 6 cycles of TCLK. Setting SYNC low after SYNC patterns have started transmitting but before the final 1026 patterns have been sent will only stop a further 1026 patterns to be sent out.

    Please let me know if you have any other questions!

    Best,

    Parker Dodson